ABSTRACT The rapid growth of data center, ubiquitous cloud computing, and mobile gadgets has made flash memory one of the major semiconductor markets. The booming request of flash memory has not only brought substantial economic and societal benefit but led to growing power consumption. The operation voltage of existent flash memory is in the range of 15-17 V which still has much room to be reduced to save power while ensuring environmental sustainability. To enable flash memory at lower voltage, developing innovative materials and structures is a prerequisite. Recently, crystalline oxide is extensively developed as a novel charge trapping layer (CTL) and holds the prospect of becoming a promising candidate for memory applications by demonstrating operation voltage lower than 10 V. In this paper, how crystalline oxide in the form of high-k dielectric and semiconductor material can be employed in flash memory as the CTL to reduce the operation voltage and the mechanism to achieve this goal are reviewed. From the good memory performance in terms of a large memory window of 1.5 V by programming/erasing at voltage lower than 10 V for 1 ms, endurance more than 10 5 operation cycles, desirable retention at 85 • C, employing crystalline oxide as the CTL has ushered in a new field to implement green flash memory devices.
I. INTRODUCTION
For the past years, the booming demand for storage chips to empower ubiquitous cloud computing, mobile telecommunications, and other portable smart gadgets has greatly ignited the flash memory market which becomes one of the fastest growing segments of semiconductor memories. Since flash memory enjoys a huge market from hand-held scale portable systems to enterprise-scale high-performance servers, it would lead to a positive impact to ensure environmental sustainability if its power consumption can be further improved. With continuous investment in capital expenditure and research resources, significant advances of flash memory performance in terms of operation speed, endurance and retention have been made. To meet the goal of reducing power consumption, scaling the operation voltage is a fundamental and effective method, and developing new charge storage media is one of the avenues to reduce operation voltage.
Conventionally, poly-Si based floating gate are adopted as the charge storage media. However, due to its conductive nature, all the stored charges are vulnerable to lose through a single defect in the tunnel dielectric and inter-poly dielectric (IPD). To achieve acceptable reliability, thickness of tunnel dielectric and IPD should be thick enough to avoid possible charge leakage issue. The relatively thick tunnel dielectric (6∼7 nm) and IPD (10∼13 nm) not only limit vertical down scaling, but lead to high program/erase voltage in the range of 17∼19 V [1] . Recently, poly-Si based floating gate has been replaced with Si 3 N 4 which is a discrete charge trapping layer (CTL), implying that the charges are stored in the traps spatially distributed in the bandgap of Si 3 N 4 . Because of the discrete charge storage locations that make stored charges less sensitive to the quality of the tunnel dielectric and IPD, flash memory using Si 3 N 4 as the CTL allows thinner tunnel dielectric and IPD thickness and program/erase operation can be realized by a lower voltage in the range of 15∼17 V. Although Si 3 N 4 CTL shows better device performance as compared to its counterpart of poly-Si, its dielectric constant and the conduction band offset ( E c ) with respect to SiO 2 tunnel dielectric are not larger enough, rendering high-k (high dielectric constant) CTL a better candidate as the charge storage media for next-generation flash memory. The major advantage to adopt high-k CTL is that the electric field (E) over the SiO 2 tunnel dielectric can be higher due to electric flux density (D) continuity [2] and a modified Fowler-Nordheim tunneling can be formed due to the smaller conduction band offset with a Si substrate [3] , both properties enhance program/erase (P/E) speed while reducing operation voltage. Furthermore, high-k CTL also shows the possibility to possess a larger E c with respect to SiO 2 tunnel dielectric so that the charge can be stored with more desirable retention due to higher barrier. Because of the promising properties, high-k CTL such as HfON [4] , La 2 O 3 [5] , Si 3 N 4 /Al 2 O 3 /HfO 2 [6] , HfO 2 [7] , Al-doped ZrO 2 mixture [8] have aroused great interest in the field of flash memory. Nevertheless, the operation voltage is rarely below 10 V and it still has much room to be reduced to obtain lower power consumption.
Over the past decades, the scaling of external power supply (V DD ) in VLSI technology has been much faster than that of operation voltage for flash technology. The operation voltage higher than 10 V also has adverse effects on memory circuit design especially when the V DD is scaled to 1.5 V. A memory chip is generally composed of peripheral and core circuitry, the former operates at V DD while the latter requires higher voltage. Typically, the peripheral devices are used to improve the power and performance of the chip and the core ones are designed to achieve program/erase operation. Since voltage much higher than V DD is required to program/erase core devices, it necessitates charge pump circuits to accurately generate 10∼17 V from V DD for the operation [9] . However, the large difference between the memory operation voltage and V DD would lead to increasingly challenging issues in designing charge pump circuits because it greatly reduces the efficiency of the charge pump circuits, which negatively affects the performance of the memory chip in terms of power consumption and chip size [10] . Since the high voltage for program/erase operation aggravates the power consumption of the core circuitry and peripheral circuitry, it is of paramount importance to further scale down the operation voltage by developing novel materials and structures that could be fully integrated into incumbent VLSI technology.
As aforementioned progress in CTL evolution, although the introduction of high-k based CTLs effectively reduces the operation voltage, most reported high-k CTLs are of amorphous phase [4] - [8] and further reducing operation voltage while keeping high operation speed are required to suppress power consumption. Recently, crystalline oxide is extensively developed as a promising CTL and hold the great potential to scale the operation voltage down to less than 10 V. In this paper, how crystalline oxide in the form of high-k dielectric and semiconductor can be utilized in flash memory as the CTL to reduce the operation voltage and the mechanism to achieve this goal are reviewed. From the good memory performance in terms of a memory window of 1.5 V by programming/erasing at less than 10 V with the operation speed of 1 ms, endurance more than 10 5 operation cycles, desirable retention at 85 • C, employing crystalline oxide as the CTL has ushered in a new field to implement green flash memory devices.
II. CRYSTALLINE HIGH-K DIELECTRIC ZrO 2 AS CHARGE TRAPPING LAYER
As outlined above, one of the advantages of enhancing the k value of CTL is to help reduce the operation voltage since the electric field over the SiO 2 tunnel dielectric can be boosted. Typically amorphous high-k dielectrics are chosen as CTLs, however, their k values rarely exceed 25 [5] - [8] . Recently, phase transformation of a high-k dielectric from amorphous phase to crystalline one has attracted considerable interest since it provides an effective method to enhance the k value without compromising the band gap [11] . Although HfO 2 -based dielectrics have been widely explored as CTLs, to enhance its k value from dielectric crystallization, ZrO 2 -based dielectrics are more preferred since it can be crystallized into the desirable phase at a lower temperature [12] while enjoying a higher k value under the same crystalline phases [13] . For example, both HfO 2 and ZrO 2 possess three polymorphs which include monoclinic, tetragonal, and cubic phase, and the desirable phases are the latter two because of relatively higher k values as compared to the amorphous phase counterpart. Nevertheless, tetragonal and cubic ZrO 2 respectively correspond to theoretical κ-values of 46.6 and 36.8, respectively [14] , which is still higher than those phases of HfO 2 . Note that tetragonal and cubic ZrO 2 can be stabilized above 1127 • C and 2297 • C, respectively. Besides stabilizing at the high temperature, these desirable phases can also be obtained at a lower temperature by reducing the crystallite size [15] , [16] or incorporating impurities such as N, Ge, Sn, Ce, Ti, and Si [17] into the lattice followed by a thermal annealing. Thanks to the unique dielectric properties of crystalline ZrO 2 , it presents the great perspectiveness as the CTL for flash memory devices and it is the major reason of reviewing the promising material. discussed in the literature because it is generally believed that grain boundaries existing in crystalline CTL would badly affect the retention performance. However, Wu et al., pioneered the adoption of tetragonal ZrO 2 with k value higher than 36 as the CTL and demonstrated that the main concern of using crystalline CTL can be successfully circumvented by appropriate nitridation [16] . In the study, 3-nm SiO 2 thermally grown on Si substrate was used as the tunnel dielectric of the flash memory while 12-nm tetragonal ZrO 2 and 21-nm amorphous Al 2 O 3 were subsequently deposited by atomic layer deposition (ALD) at 350 • C, respectively adopted as the CTL and blocking dielectric. To investigate how nitrogen incorporation into ZrO 2 affects the flash memory performance, NH 3 plasma nitridation on ZrO 2 was also performed at 480 • C for some samples. Finally, the memory devices were complete by depositing and patterning aluminum as the electrode. Fig. 1 shows the x-ray diffraction (XRD) spectrum for ZrO 2 with nitridation and the diffraction peaks at specific angles (30.4 • , 35.3 • , and 50.4 • ) indicate that the nitrided ZrO 2 is a polycrystalline one in tetragonal phase which is almost identical to that without nitridation (not shown). The impact of NH 3 nitridation of ZrO 2 on Zr 3d x-ray photo spectroscopy (XPS) spectra is shown in Fig. 2 . Apparently, with NH 3 nitridation, the binding energy (BE) shifts toward a lower direction, suggesting the incorporation of free nitrogen ions in the ZrO 2 . In addition, the nitrogen concentration is estimated to be ∼5.1 % for the nitrided ZrO 2 from the XPS analysis. Furthermore, it can also be confirmed by transmission electron microscopy (TEM, not shown) that NH 3 nitridation hardly affect the physical thickness. Based on the aforementioned physical analyses and from separate experiments by fabricating metal-insulator-metal (MIM) devices with ZrO 2 as the only insulator, the impact of NH 3 nitridation on the MIM capacitance and k values of ZrO 2 was revealed in Fig. 3 . For ZrO 2 without nitridation, the k value is as high as 38.7 which implies that it is of the desirable crystalline phase. For the nitrided ZrO 2 , even though it is of tetragonal phase from XRD result, nitrogen incorporation slightly decreases the k value to 36.9 and the phenomenon is consistent with that reported in [18] . It is worth mentioning that although nitridation gives rise to slight degradation on k value of ZrO 2 CTL, the program/erase transient characteristics for flash memory with and without ZrO 2 nitridation shown in Fig. 4 demonstrate that memory with nitriation displays better performance in terms of a larger memory window under the same P/E time, or in other words, a higher P/E speed for a specific memory window. In fact, the memory window of 2.6 V can be achieved by programming at +10 V VOLUME 4, NO. 5, SEPTEMBER 2016 337 for 10 ms, superior to other ZrO 2 -based memory [19] in which the amorphous ZrO 2 -Si 3 N 4 dual layer was employed as the CTL. Compared to memory without ZrO 2 nitridation, the better P/E performance for memory with nitrided ZrO 2 CTL is clearly not due to the higher k value, but the additional trapping sites induced by NH 3 nitridation. The phenomenon that more charge trapping sites are generated by the formation of O-N bonds in the grains is also consistent with the memory employed HfON as CTL [2] , [20] . Besides the good P/E characteristics of the crystalline ZrO 2 based CTL, it is essential to evaluate the retention characteristics which is the major concern of using a crystalline CTL since grain boundaries may provide leakage paths that deteriorate charge loss. Fig. 5 shows how NH 3 nitridation of tetragonal ZrO 2 affects the data retention performance measured at 85 • C. As expected, for memory without nitridation of tetragonal ZrO 2 , about 42.1% charge loss after 10-year operation is observed and the serious charge retention issue is attributed to grain boundaries induced leakage paths. However, the charge loss issue is greatly improved to 20.2 % after 10-year operation by employing NH 3 nitridation. It is perceived that defects such as oxygen vacancies exist in grain boundaries, and the much suppressed charge loss and therefore a better retention for the memory with nitrided tetragonal ZrO 2 can be ascribed to effective passivation of the defects by nitrogen and hydrogen. The inference that the passivation effectively suppresses the charge loss is further confirmed by the significantly reduced leakage current at low electric field shown in Fig. 6 . At the electric field of 2 MV/cm, the leakage current for the memory with nitrided ZrO 2 is lower than that without nitridation by a factor of 35.
The most important contribution of the study is that ZrO 2 crystallized into tetragonal phase has been proven to hold the great potential as the CTL because of the high k value of 38.7 which is helpful to reduce operation voltage. With NH 3 plasma nitridation of the crystalline CTL, although the k value slightly decreases to 36.9, more trapping sites can be introduced which are beneficial for charge storage. Furthermore, the commonly concerned retention issue that stems from grain boundaries induced leakage paths can be significantly alleviated due to effective passivation of the defects. The plasma treatment is fully compatible with existent VLSI technology and paves a new avenue to employ a crystalline high-k dielectric as CTL to enable green flash memory devices.
Having investigated the feasibility to use crystalline ZrO 2 as the CTL for flash memory, the comparison of device performance between a crystalline and an amorphous CTL were further studied to better understand how much performance enhancement can be gained by adopting a crystalline CTL [21] . In the study, 3-nm and 17.5-nm SiO 2 were respectively used as the tunnel and blocking dielectric while 13-nm ZrON deposited by reactive sputtering of Zr target in a mixture gas ambient of oxygen/nitrogen/argon was adopted as the CTL. The introduction of nitrogen into ZrO 2 not only produces more trapping sites but helps stabilize cubic ZrO 2 at a lower temperature. A post ZrON deposition annealing at 600 • C was performed to investigate how the annealing affects the dielectric crystallinity and memory performance. suggest the formation of cubic ZrO 2 with various orientations for annealed ZrON. To further confirm whether nitrogen is incorporated into ZrO 2 , XPS analysis was performed and the result for ZrON without annealing is displayed in Fig. 8 . Both BE peak at 181.3 eV from Zr 3d spectrum and BE peak at 395.1 eV from N 1s spectrum denote the formation of ZrON compound, suggesting nitrogen atoms are effectively incorporated by reactive sputtering. Further qualitative analysis by XPS indicates that nitrogen concentration in the ZrON film is as high as 14.3 % and it is the high nitrogen content in the ZrO 2 lattice that stabilizes cubic ZrO 2 at 600 • C which is much lower than the required temperature for pure ZrO 2 . Note that it is difficult to distinguish cubic and tetragonal ZrO 2 from XRD pattern since they are quite similar to each other. However, from the MIM capacitors by separate experiments, the k value are 32.8 and 21.9 respectively for ZrON with and without annealing. Because the k value for tetragonal ZrO 2 is usually higher than 35, the k value of 32.8 for annealed ZrON is preliminarily assigned to cubic phase. Further identification between cubic and tetragonal phase should be analyzed by other techniques. Fig. 9 compares the P/E transient characteristics for ZrON CTL with and without annealing. It can be obviously observed that memory devices with annealed ZrON (cubic) demonstrates a memory window of 1.98 V by programming at 7 V for 10 ms, which is superior to the un-annealed ZrON (amorphous) counterpart in terms of a higher operation speed and a larger memory window. The better memory performance of the annealed ZrON can be primarily attributed to the relatively higher k value by nearly 50 % which renders a higher electric field across the tunnel dielectric SiO 2 and consequently more electrons can be tunneled into the CTL at a given applied voltage. The P/E performance attests to the potential of using a crystalline dielectric with high k value as the CTL to implement memory with operation voltage less than 10 V. Besides the P/E performance, reliable endurance characteristics are also evidenced by the negligible degradation of memory window up to 10 5 P/E cycles measured by applying ±7 V with 10-ms gate pulse width (not shown). Again, retention issue, the major concern of using a crystalline CTL, is clarified by the comparison between crystalline and amorphous ZrON shown in Fig. 10 . With devices initially programmed and erased by +7 V and -7 V for 1 s, by extrapolation, about 71.4% and 82.1% charges are respectively retained for memory with crystalline and amorphous ZrON after 10-year operation under the measurement temperature of 85 • C. The degraded retention performance for the crystalline ZrON can be understood by the higher leakage current originated from the defects existing in grain boundaries and therefore the stored charges are vulnerable to lose through these leakage paths. Although there are ∼11 % degradation in charge retention for the crystalline ZrON, from the memory window vs retention time for the program and erase states shown in Fig. 11 , the memory window of 1.96 V can be maintained for crystalline ZrON after 10-year operation which is still larger than that of amorphous ZrON which is 0.76 V. To improve the retention of the memory with crystalline ZrON, defects associated with grain boundaries can be passivated by NH 3 /H 2 [16] or fluorine treatment [22] to suppress the leakage paths. Further enhanced charge retention can be achieved by adopting a high-κ double quantum barrier as the tunnel and blocking dielectric to lower the leakage current [23] .
The main advances of this work compared to those reported in the literature is to confirm the advantages of VOLUME 4, NO. 5, SEPTEMBER 2016 339 adopting a crystalline CTL over its amorphous counterpart in terms of a higher operation speed and a larger memory window. Even though slight degradation in retention performance is observed for crystalline CTL, the initial larger memory window compensates for the degradation, making crystalline CTL also feasible for practical memory application. Further retention improvement can be obtained by the passivation of grain boundaries related defects to suppress leakage paths.
B. EXTENDING THE CRYSTALLINE ZrO 2 CTL TO Ge-BASED FLASH MEMORY
Because crystalline ZrO 2 has exhibited the eligibility as a promising CTL for flash memory fabricated on Si-channel based flash memory, it is worth investigating the application of the crystalline CTL to memory with Ge channel. Compared to conventional Si-channel based flash memory, the intriguing points to employ Ge as the channel material lies in the superior carrier mobility that enhances the data access as well as P/E speed and the smaller bandgap that leads to a higher impact ionization rate and band-toband tunneling-induced hot electron/hole generation [24] . In this study, an epitaxial Ge film formed on Si substrate was used as the starting material for memory fabrication. 3.0-nm thermal GeO 2 was used as the tunnel dielectric and then 10.1-nm ZrO 2 was deposited as the CTL followed by 500 • C or 550 • C annealing. CTL without any thermal treatment was also prepared for comparison. Then Al 2 O 3 of 14.5 nm was deposited as the blocking dielectric and the final memory devices were complete by forming the gate electrode. Note that all the dielectric thicknesses were confirmed by spectroscopic ellipsometry. Fig. 12 shows the XRD spectra for the structure of Ge/GeO 2 /ZrO 2 with and without thermal annealing. ZrO 2 in the un-annealed stack is inferred to be amorphous since no diffraction peak is observed. On the other hand, diffraction peaks at certain degrees for 500 • C or 550 • C annealed stack imply that ZrO 2 is crystallized into polycrystalline tetragonal ZrO 2 . Compared to an annealed Si/ZrO 2 stack from which ZrO 2 always manifests monoclinic phase, the tetragonal ZrO 2 in the annealed Ge/GeO 2 /ZrO 2 stack suggests that the underlying Ge film plays an essential role to stabilize a tetragonal phase during annealing. As mentioned above, tetragonal ZrO 2 can be stabilized by incorporating some specific dopants such as N, Ge, Sn, Ce, Ti, and Si. According to the dopant-stabilization effect, it can be deduced that Ge incorporation from the underlying Ge layer into the ZrO 2 lattice occurs during the annealing even though there is a 3.0 nm-GeO 2 tunnel dielectric and it is the Ge incorporation that makes the stabilization effect possible. Fig. 13 and Fig. 14 show the P/E transient characteristics for the memory device with and without annealing. For devices with 550 • C annealing, a memory window of 1.8 V can be achieved by ±5 V for only 1 ms under the P/E operation mode. As expected, devices with thermal annealing enjoy better performance than those without annealing in terms of a higher operation speed along with a lower operation voltage for a certain memory window. For devices with 550 • C annealing, the E-field over the tunnel oxide which can be calculated from [25] those with amorphous ZrO 2 CTL. For devices with thermal annealing, 550 • C-annealed devices shows even better performance than those with 500 • C annealing. The annealing temperature dependent performance is ascribed to the larger grain boundary trap density for higher annealing temperature resulting from a smaller grain size which is evidenced by the XRD analysis. Similar to crystalline CTL for Si-based memory, Ge-based memory devices with tetragonal ZrO 2 as CTL also reveal satisfactory reliability in terms of a negligible degradation in the memory window up to 10 5 P/E cycles and good retention for 10-year operation measured at 85 • C as shown in Fig. 15 and Fig. 16 . This main advance of this study is to further widen the application spectra of a crystalline CTL to Ge technology by verifying the feasibility of integrating a crystalline CTL into Ge-channel based flash memory.
III. CRYSTALLINE OXIDE SEMICONDUCTOR AS CHARGE TRAPPING LAYER
Besides being a dielectric with k value higher than 30 which is promising for CTL application in flash memory devices to reduce operation voltage, crystalline oxide can also be p-type or n-type semiconductor materials which have been widely adopted as the channel materials for highperformance thin-film transistors. Recently, oxide semiconductor of ZnO [26] - [29] and NiO [30] have found their new applications as CTL. The main reason that makes ZnO as a desirable CTL in Si-channel based memory is the unique property of a negative conduction band offset (NCBO) with respect to Si which provides several advantages for memory operation including (1) higher program speed because of the larger tunneling current from Si substrate that causes a larger amount of electron injection. (2) improved retention performance because of the higher barrier between ZnO and tunnel/blocking dielectric that makes stored electrons less vulnerable to lose. On the other hand, owing to the large number of localization sites that are helpful to obtaining a large memory window, NiO is also a promising candidate for CTL for charge storage. Employing oxide semiconductor as the CTL is a new field in the flash memory research [26] - [30] , however, its memory performance still needs to be improved since the operation voltage remains larger than 10 V. In addition to the aforementioned properties for ZnO and NiO, they correspond to n-type and p-type semiconductor respectively. By integrating these unique material characteristics, Sun et al. first explored a stacked ZnO/NiO that possesses n/p diode properties as the CTL for flash memory [31] . As compared to memory devices with single ZnO and NiO as the CTL, those with stacked ZnO/NiO CTL have additional advantages to reduce operation voltage due to the existence of internal built-in electric field inside the diode which facilitates program operation by storing electrons in both ZnO and NiO while assists erase operation by more easily tunneling the stored electrons back to the Si substrate. By using ZnO/NiO-based diode as the CTL, operation voltage lower than 5 V can be obtained while maintaining a high operation speed. The concept of adopting internal electric field not only enhances the performance of Si-based flash memory devices but sheds light on empowering advanced oxide semiconductor-based memory with low operation voltage. In the study, 3.6-nm and 13.5-nm SiO 2 were respectively used as the tunnel and blocking dielectric VOLUME 4, NO. 5, SEPTEMBER 2016 341 respectively. CTL was formed by sequentially depositing 11-nm ZnO and 9.5-nm NiO. To explore how the stacked CLT affects the memory performance, single 20.2-nm ZnO and single 20.5-nm NiO were respectively deposited for comparison. Then thermal annealing at 500 • C was performed on all types of CTL to crystallize ZnO and NiO to form n-and p-type oxide semiconductors. To confirm the formation n-and p-type oxide semiconductors, 500 • C-annealed ZnO/NiO sandwiched by upper (Ni) and lower (TaN) metal were also prepared as diode devices for electrical characterization. Fig. 17 exhibits the high-resolution cross-sectional TEM image of the ZnO/NiO-based device. Both crystalline ZnO and NiO lattices with a smooth interface can be observed. Fig. 18 shows the XRD spectra for 500 • C-annealed ZnO and NiO and the different diffraction peaks imply that the films were crystallized into polycrystalline phases. In addition, from TEM analysis (not shown), crystalline ZnO and NiO with grain boundaries are also observed. However, polycrystalline ZnO and NiO do not necessarily mean the formation of n-and p-type oxide semiconductor. Whether the oxide semiconductor is formed can be verified by the electrical behavior of the diode devices (Ni/NiO/ZnO/TaN) and the result is presented in Fig. 19 . The formation of n-type ZnO and p-type NiO semiconductors after thermal treatment is evidenced by a clear asymmetric current with a rectification ratio of 90 at ±2 V. Fig. 20 shows the dependence of capacitance-voltage (C-V) hysteresis memory window on different bidirectional sweeping voltages. The memory window of 0.26 V, 0.52 V and 1.12 V are respectively obtained for memory with NiO, ZnO and ZnO/NiO CTLs for ±2 V sweeping voltage. As the sweeping voltage increases to ±3 V, memory with ZnO/NiO CTL still exhibits the largest memory window of 2.02. In fact, by considering the difference in capacitance and therefore in equivalent oxide thickness (EOT) for memory with various CTLs, ZnO/NiO CTL remains the one with the largest memory window under the same electric field, manifesting the advantages of using ZnO/NiO over single ZnO and singe NiO as CTL. In fact, memory with ZnO/NiO CTL demonstrates a memory window of ∼ 2 V by a small sweeping voltage of ±3 V which is much lower than those with CTLs of nanocrystals (NCs) such as Au NCs [32] , HfAlO NCs [33] , GaAs NCs [34] and Ti-Al-O NCs [35] and high-k dielectric such as HfO 2 [36] and AlO x [37] to achieve comparable memory window. The mechanism behind the different memory window for three kinds of CTLs in the study can be understood by the band diagram for ZnO/NiO CTL with positive and negative gate bias shown in Fig. 21 (a) and (b) . For single NiO CTL, it has a large conduction band offset with respect to Si ( E C -Si) of 1.98 eV and a small conduction band offset with respect to blocking SiO 2 ( E C -SiO 2 ) of 1.12 eV, making a relatively low tunneling current from the substrate while high tunneling current through the blocking dielectric. The undesirable tunneling current behavior would lead to a low amount of electron injection with high possibility of charge loss and therefore the smallest hysteresis memory window. For single ZnO CTL, because of the negative E C -Si of -1.2 eV and large E C -SiO 2 of 4.3 eV, which are favorable for electron injection and storage, a larger memory window than that of the NiO CTL is observed. For stacked ZnO/NiO CTL, the major difference from single ZnO and single NiO CTL is the existence of the internal built-in electric field. As shown in Fig. 21 (a) , when a positive gate bias is applied, the direction of the internal built-in electric field is opposite to the applied field because the ZnO/NiO diode is biased at forward condition. When electrons are injected into the stacked CTL, some electrons will be trapped in the first CTL of ZnO layer while others would be trapped in the second CTL of NiO layer. As mentioned above, because of the small E C -SiO 2 for NiO, if electrons arriving at NiO still have enough energy from the applied field, they are easy to tunnel through the blocking SiO 2 without being stored. For the case of stacked ZnO/NiO CTL, since the opposite internal field would counterbalance the applied field to a certain extent and thus the energy for the electrons arriving at NiO may be not high enough to tunnel through the blocking dielectric. That is, electrons have much higher possibility to be stored in the NiO of stacked CTL than those in single NiO. Thanks to the charge storage in both ZnO and NiO, stacked CTL consequently enjoys a larger memory window as compared to single ZnO CTL. When a negative bias is applied, as shown in Fig. 21 (b) , the direction of internal electric field is the same as applied field and therefore generates a higher effective field for stored electrons tunneling back to the Si substrate. The aforementioned analysis is also evidenced by the P/E transient characteristics for all kinds of CTLs shown in Fig. 22 from which the stacked ZnO/NiO CTL manifests the best performance in terms of memory window of 1.32 V and 1.88 V respectively obtained by for programing and erasing at ±4 V for 1 ms. With an operation time of 1 ms, compared with other high-k CTL such as ZrO 2 [38] , multiple Ta 2 O 5 [39] , Tb 2 O 3 [40] and SrTiO 3 [41] , the stacked ZnO/NiO CTL can achieve comparable memory window at much lower voltage of 4 V. The performance also proves the merit of employing a ZnO/NiO CTL to implement low-power green memory devices. As the program and erase voltage increases to ±5 V for 1 ms, memory window respectively become 1.73 V and 2.12 V (not shown). Besides the superior program/erase performance, the stacked CTL also presents desirable reliability in terms of robust endurance up to 10 5 operation cycles and satisfactory retention at 85 • C, as shown in Fig. 23 and Fig. 24 , proving the feasibility of using stacked ZnO/NiO CTL for practical memory applications. Note that the retention characteristics were obtained by initial program at 4 V. As the program voltage increases to 5 V, the charge retention almost keeps unchanged (not shown).
The main contribution of the work is to successfully pave a promising way to fulfill green flash memory devices by introducing n-type ZnO/p-type NiO oxide semiconductor with diode behavior as the CTL. The unique advantage of adopting the diode-based CTL lies in the internal built-in VOLUME 4, NO. 5, SEPTEMBER 2016 343 electric field which facilitates additional charge storages in NiO during program operation while enhancing the effective field to remove the stored charges during erase operation, not only lowering the required operation voltage to be less than 5 V but boosting the operation speed to be 1 ms. Based on the novel concept, it is worth exploring other oxide semiconductor materials and device structures to further boost the memory performance.
IV. BRIEF COMPARISON BETWEEN CRYSTALLINE DIELECTRIC AND OXIDE SEMICONDUCTOR AS CHARGE TRAPPING LAYER
To evaluate the properties of a CTL, 5 major characteristics including (1) band structure, (2) dielectric constant, (3) built-in E-field, (4) charge trapping sites and (5) process temperature should be taken into consideration. Since crystalline dielectric of t-ZrO 2 and crystalline oxide of ZnO are the main CTLs discussed in this work, the following comparisons are based on these two materials. From (1) band structure viewpoint, the conduction band offset ( Ec) between SiO 2 tunnel dielectric and t-ZrO 2 is 1.75 eV [42] while that between SiO 2 tunnel dielectric and ZnO is 4.3 eV. The larger Ec with respect to tunnel oxide for ZnO implies better retention for electron storage due to a higher barrier height. On the other hand, the Ec between Si and t-ZrO 2 is 1.4 eV [42] while that between Si and ZnO is -1.2 eV. The larger Ec with respect to Si for t-ZrO 2 suggests that electrons have to tunnel both the tunnel oxide SiO 2 and part of the t-ZrO 2 by modified F-N tunneling, making lower tunneling current for electron injection. The negative Ec with respect to Si for ZnO implies that electrons can directly tunnel to the conduction band of ZnO without experiencing modified F-N tunneling and consequently larger tunneling current for electron injection is expected. Therefore from the band structure point of view, ZnO is more desirable due to a higher barrier height for better charge retention and a higher tunneling current for electron injection. From (2) dielectric constant viewpoint, the k value for t-ZrO 2 and crystalline ZnO are respectively 36∼38 and 9. t-ZrO 2 with conspicuously higher k value would be beneficial to enhance the E-field over the SiO 2 tunnel dielectric, making higher tunneling current for program and erase operation. From (3) built-in E-field viewpoint, ZnO is an intrinsically n-type oxide semiconductor, in combination with a p-type oxide semiconductor CTL such as NiO, a stacked CTL with n/p junction and consequently a built-in E-field can be formed which facilitates memory device operation. On the other hand, t-ZrO 2 does not have the capability to form such a built-in E-field inside the CTL. From (4) charge trapping sites viewpoint, no significant difference between these two CTLs can be observed from electrical characterization. From (5) process temperature viewpoint, t-ZrO 2 can be formed in a large range from 350 • C by ALD to 550 • C by Ge-stabilization effect. For ZnO, the process temperature to form crystalline phase is 500 • C. Therefore there is no obvious advantage in process temperature for either CTL.
In short summary, crystalline dielectric t-ZrO 2 and crystalline oxide semiconductor ZnO have respective advantage as CTL. Crystalline dielectric of t-ZrO 2 enjoys a higher k value to enhance the E-field over the SiO 2 tunnel dielectric so that electron tunneling current can be enhanced. Crystalline oxide semiconductor ZnO, on the other hand, is a newly developed n-type CTL. Although it does not have a high k value as t-ZrO 2 , its band structure is advantageous over t-ZrO 2 in terms of a higher Ec with respect to SiO 2 tunnel dielectric and a lower Ec with respect to Si. In addition, with the combination of a p-type oxide semiconductor CTL, the stacked CTL possesses a built-in E-field which is helpful in improving device performance.
V. CONCLUSION
With incumbent flash memory devices operated in the range of 15-17 V, it is imperative to pursue green flash memory that can be operated at voltage less than 10 V to realize a sustainable environment. In this paper, two promising CTL types based on crystalline oxide including crystalline high-k dielectric and crystalline oxide semiconductor which possess the capability to achieve this goal are reviewed. For CTL based on crystalline high-k dielectric, the distinct advantage for memory operation is the k value higher than 30 which is 344 VOLUME 4, NO. 5, SEPTEMBER 2016 much higher than the amorphous counterpart and beneficial to reduce operation voltage since a higher effective electric field can be exerted on the tunnel SiO 2 due to electric flux density continuity. The most concerned retention issue of adopting a crystalline high-k CTL has also be circumvented by passivation of grain boundaries related defects through plasma treatment. The concept of employing crystalline highk dielectric as CTL not only works for Si-channel flash memory but also Ge-channel memory devices which enable superior memory performance to Si-based counterpart due to higher carrier mobility and more desirable band structure. For CTL based on crystalline oxide semiconductor, a CTL formed by stacking n-type and p-type oxide semiconductor demonstrates typical diode characteristics with a built-in internal electric field. It is the unique internal field that enhances P/E speed while reducing the operation voltage. Both kinds of CTL create a differentiating and pioneering technology that gains an outlook on realizing green flash memory devices.
